

EV182661195
EL465683375

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

A METHOD OF ISOLATING A SRAM CELL

* * * * *

3

INVENTORS

Michael P. Violette

EL979978342

ATTORNEY'S DOCKET NO. MI22-439

EM527577348

TB613306672

TECHNICAL FIELD

The invention relates to non-volatile static memory devices. More particularly, the invention relates to methods of manufacturing static random access memory devices.

BACKGROUND OF THE INVENTION

One known type of static read/write memory cell is a high-density static random access memory (SRAM). A static memory cell is characterized by operation in one of two mutually-exclusive and self-maintaining operating states. Each operating state defines one of the two possible binary bit values, zero or one. A static memory cell typically has an output which reflects the operating state of the memory cell. Such an output produces a "high" voltage to indicate a "set" operating state. The memory cell output produces a "low" voltage to indicate a "reset" operating state. A low or reset output voltage usually represents a binary value of zero, while a high or set output voltage represents a binary value of one.

A static memory cell is said to be bistable because it has two stable or self-maintaining operating states, corresponding to two different output voltages. Without external stimuli, a static memory cell will operate continuously in a single one of its two operating states. It has internal feedback to maintain a stable output voltage, corresponding to the operating state of the memory cell, as long as the memory cell receives power.

1 The two possible output voltages produced by a static memory cell
2 correspond generally to upper ($V_{cc\text{internal}} - V_T$) and lower (V_{ss}) circuit
3 supply voltages. Intermediate output voltages, between the upper
4 ($V_{cc} - V_T$) and lower (V_{ss}) circuit supply voltages, generally do not occur
5 except for during brief periods of memory cell power-up and during
6 transitions from one operating state to the other operating state.

7 The operation of a static memory cell is in contrast to other
8 types of memory cells such as dynamic cells which do not have stable
9 operating states. A dynamic memory cell can be programmed to store
10 a voltage which represents one of two binary values, but requires
11 periodic reprogramming or "refreshing" to maintain this voltage for more
12 than very short time periods.

13 A dynamic memory cell has no internal feedback to maintain a
14 stable output voltage. Without refreshing, the output of a dynamic
15 memory cell will drift toward intermediate or indeterminate voltages,
16 resulting in loss of data. Dynamic memory cells are used in spite of
17 this limitation because of the significantly greater packaging densities
18 which can be attained. For instance, a dynamic memory cell can be
19 fabricated with a single MOSFET transistor, rather than the six
20 transistors typically required in a static memory cell. Because of the
21 significantly different architectural arrangements and functional
22 requirements of static and dynamic memory cells and circuits, static
23 memory design has developed along generally different paths than has
24 the design of dynamic memories.

1 A static memory cell 10 is illustrated in FIG. 1. Static memory
2 cell 10 generally comprises first and second inverters 12 and 14 which
3 are cross-coupled to form a bistable flip-flop. Inverters 12 and 14 are
4 formed by first and second n-channel pulldown (driver) transistors N1
5 and N2, and first and second p-channel load (pullup) transistors P1
6 and P2. Transistors N1 and N2 are typically metal oxide silicon field
7 effect transistors (MOSFETs) formed in an underlying silicon
8 semiconductor substrate. P-channel transistors P1 and P2 can be thin
9 film transistors formed above the driver transistors or bulk devices.

10 Driver transistors N1 and N2 have respective source regions 66
11 and 68 tied to a low reference or circuit supply voltage, labelled V_{ss} ,
12 and typically referred to as "ground." Driver transistors N1 and N2
13 have respective drain regions 64 and 62, and respective gates. Load
14 transistors P1 and P2 have respective source regions 78 and 80 tied to
15 a high reference or circuit supply voltage, labelled V_{cc} , and have
16 respective drain regions 70 and 72 tied to the drains 64 and 62,
17 respectively, of the corresponding driver transistors N1 and N2. The
18 gate of load transistor P1 is connected to the gate of driver
19 transistor N1. The gate to load transistor P2 is connected to the gate
20 of the driver transistor N2.

21 Inverter 12 has an inverter output 20 formed by the drain of
22 driver transistor N1. Similarly, inverter 14 has an inverter output 22
23 formed by the drain of driver transistor N2. Inverter 12 has an
24 inverter input 76 formed by the gate of driver transistor N1.

1 Inverter 14 has an inverter input 74 formed by the gate of driver
2 transistor N2.

3 The inputs and outputs of inverters 12 and 14 are cross-coupled
4 to form a flip-flop having a pair of complementary two-state outputs.
5 Specifically, inverter output 20 is coupled to inverter input 74 via
6 line 26, and inverter output 22 is coupled to inverter input 76 via
7 line 24. In this configuration, inverter outputs 20 and 22 form the
8 complementary two-state outputs of the flip-flop.

9 A memory flip-flop such as that described typically forms one
10 memory element of an integrated array of static memory elements. A
11 plurality of access transistors, such as access transistors 30 and 32, are
12 used to selectively address and access individual memory elements within
13 the array. Access transistor 30 has one active terminal 58 connected
14 to cross-coupled inverter output 20. Access transistor 32 has one active
15 terminal 60 connected to cross-coupled inverter output 22. A pair of
16 complementary column or bit lines 34 and 36 shown, are connected to
17 the remaining active terminals 56 and 54 of access transistors 30
18 and 32, respectively. A row or word line 38 is connected to the gates
19 of access transistors 30 and 32. In the illustrated embodiment, access
20 transistors 30 and 32 are n-channel transistors.

21 Reading static memory cell 10 requires activating row line 38 to
22 connect inverter outputs 20 and 22 to column lines 34 and 36. Writing
23 to static memory cell 10 requires complementary logic voltage on column
24 lines 34 and 36 with row line 38 activated. This forces the outputs to

1 the selected logic voltages, which will be maintained as long as power
2 is supplied to the memory cell, or until the memory cell is
3 reprogrammed.

4 In semiconductor processing, there is a continuing desire to make
5 circuits denser, and to place components closer and closer together to
6 reduce the size of circuits. However, certain processing steps employed
7 in manufacturing static memory cells such as the static memory cell
8 shown in FIG. 1 result in some undesirable variations between desired
9 results and actual results in the manufacturing process. For example,
10 there are precision limits inherent in photolithography. Another process
11 that results in some undesirable variations between desired results and
12 actual results is called LOCOS isolation (for *LOC*al *O*xidation of *S*ilicon).
13 LOCOS isolation is a common technique for isolating devices.

14 Implementing a static memory cell on an integrated circuit involves
15 connecting isolated circuit components or devices, such as inverters and
16 access transistors, through specific electrical paths. When fabricating
17 integrated circuits into a semiconductor substrate, devices within the
18 substrate must be electrically isolated from other devices within the
19 substrate. The devices are subsequently interconnected to create specific
20 desired circuit configurations.

21 LOCOS isolation involves the formation of a semi-recessed oxide
22 in the non-active (or field) areas of the bulk substrate. Such oxide is
23 typically thermally grown by means of wet oxidation of the bulk silicon
24 substrate at temperatures of around 1000°C for two to six hours. The

oxide grows where there is no masking material over other silicon areas on the substrate. A typical masking material used to cover areas where field oxide is not desired is nitride, such as Si_3N_4 .

However, at the edges of a nitride mask, some of the oxidant also diffuses laterally immediately therebeneath. This causes oxide to grow under and lift the nitride edges. The shape of the oxide at the nitride edges is that of a slowly tapering oxide wedge that merges into a previously formed thin layer of pad oxide, and has been termed as a "bird's beak". The bird's beak is generally a lateral extension of the field oxide into the active areas of devices.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

FIG. 1 is a circuit schematic of a static random access memory cell.

FIG. 2 is a broken away portion of circuit layout diagram illustrating a novel layout for manufacturing a plurality of static random access memory cells including cells such as the cell shown in FIG. 1.

FIG. 3 illustrates the same layout shown in FIG. 2, except with information removed for increased clarity. For example, local interconnects that are shown in FIG. 2 are deleted in FIG. 3.

FIG. 4 illustrates pullback that results during manufacturing when using the layout shown in FIGS. 2 and 3.

1 FIG. 5 is a circuit schematic of an improved static memory cell
2 embodying another novel layout.

3 FIG. 6 is a broken away portion of a circuit layout diagram
4 illustrating a method of manufacturing a plurality of static random
5 access memory cells including cells such as the cell shown in FIG. 5.

6 FIG. 7 is a circuit layout diagram for the layout shown in
7 FIG. 6, with information removed for increased clarity. For example,
8 local interconnects that are shown in FIG. 6 are deleted.

9 10 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

11 The invention provides a static random access memory cell
12 comprising a first p-channel pullup transistor having a gate, drain, and
13 source; a first n-channel pulldown transistor having a gate, drain, and
14 source; a second p-channel pullup transistor having a gate, drain, and
15 source; a second n-channel pulldown transistor having a gate, drain, and
16 source; the source of the first pullup transistor being adapted to be
17 connected to a first voltage; the source of the second pullup transistor
18 being adapted to be connected to the first voltage; the drain of the
19 first pulldown transistor being connected to the drain of the first pullup
20 transistor; the drain of the second pulldown transistor being connected
21 to the drain of the second pullup transistor; the source of the first
22 pulldown transistor being adapted to be connected to a second voltage
23 lower than the first voltage; the source of the second pulldown
24 transistor being adapted to be connected to the second voltage; the gate

1 of the first pullup transistor being connected to the gate of the first
2 pulldown transistor; the gate of the second pullup transistor being
3 connected to the gate of the second pulldown transistor; the first pullup
4 transistor and the first pulldown transistor together defining a first
5 inverter having an output defined by the drain of the first pulldown
6 transistor and an input defined by the gate of the first pulldown
7 transistor, the second pullup transistor and the second pulldown
8 transistor together defining a second inverter having an output defined
9 by the drain of the second pulldown transistor and an input defined by
10 the gate of the second pulldown transistor, the input of the first
11 inverter being connected to the output of the second inverter, and the
12 input of the second inverter being connected to the output of the first
13 inverter; and a p-channel isolation transistor connected between the
14 drain of the first pullup transistor and the drain of the second pullup
15 transistor, and having a gate.

16 In one aspect of the invention, a static random access memory
17 cell comprises a first inverter including a first p-channel pullup
18 transistor, and a first n-channel pulldown transistor in series with the
19 first p-channel pullup transistor; a second inverter including a second
20 p-channel pullup transistor, and a second n-channel pulldown transistor
21 in series with the second n-channel pullup transistor, the first inverter
22 being cross-coupled with the second inverter, the first and second pullup
23 transistors sharing a common active area; a first access transistor having
24 an active terminal connected to the first inverter; a second access

1 transistor having an active terminal connected to the second inverter;
2 and an isolator isolating the first pullup transistor from the second
3 pullup transistor.

4 In one aspect of the invention, a method of manufacturing a
5 static random access memory cell including first and second cross-
6 coupled invertors, each inverter including a p-channel transistor
7 connected in series with an n-channel transistor, the p-channel transistors
8 having sources that are connected to each other and that are adapted
9 to be connected to a common first voltage, and the p-channel
10 transistors having respective drains; the n-channel transistors having
11 respective sources that are connected to each other and that are
12 adapted to be connected to a common second voltage, lower than the
13 first voltage, and the n-channel transistors having respective drains; the
14 method comprising the following steps: providing a silicon substrate;
15 defining the first and second invertors relative to the substrate and
16 including an active area common to drains of the p-channel transistors;
17 and defining an isolation gate relative to the common active area,
18 between the drains of the p-channel transistor.

19 In one aspect of the invention, a method of manufacturing a
20 wafer including a plurality of static random access memory cells, each
21 cell including first and second cross-coupled invertors, each inverter
22 including a p-channel transistor connected in series with an n-channel
23 transistor, the p-channel transistors having sources that are connected
24 together and that are adapted to be connected to a common first

1 voltage, and having respective drains; the n-channel transistors having
2 sources that are connected together and that are adapted to be
3 connected to a common second voltage, lower than the first voltage,
4 and having respective drains; the method comprising the following steps:
5 providing a silicon substrate; defining active areas relative to the
6 substrate for the static random access memory cells, the active areas
7 including an active area having the general shape of a stepladder,
8 including two parallel, spaced apart sides, and a plurality of parallel,
9 spaced apart portions extending between the sides, such that the sides
10 define drains of a plurality of the p-channel transistors; and defining
11 respective isolation gates relative to active areas, between the drains of
12 the p-channel transistors within each static random access memory cell.

13 FIG. 2 illustrates a circuit layout diagram illustrating a novel
14 layout for manufacturing a plurality of static random access memory
15 cells including cells such as the cell shown in FIG. 1. Circuits such
16 as the one shown in FIG. 1 are manufactured using silicon processing
17 techniques which are known in the art. There are many different ways
18 of laying out any circuit on a bulk substrate.

19 In the layout of FIG. 2, active areas of the bulk substrate (e.g.,
20 the silicon wafer itself or doped areas beneath the wafer surface) are
21 designated by reference numeral 42, polysilicon is designated by
22 reference numeral 44, local interconnects (straps formed of a conductor
23 such as Titanium Nitride) are designated by reference numeral 48,
24 exhumed contacts are designated by reference numeral 46, Vcc metal is

1 designated by reference numeral 50, and Vss metal is designated by
2 reference numeral 52. The term "exhumed contact" refers to contacts
3 which connect polysilicon to a local interconnect. This is in contrast
4 to a buried contact.

5 Generally speaking, transistors are formed where polysilicon 44
6 intersects an active area 42. There is generally no physical distinction
7 between the source and drain of any of the transistors shown; instead,
8 the distinction is based on the direction of current flow when the static
9 memory cell is connected to a power source.

10 In the embodiment shown in FIG. 2, of the areas shown, the
11 order in which they are formed is as follows: active areas, then
12 polysilicon, then local interconnects, and then exhumed contacts.

13 Reference numerals are provided on FIG. 2 which correspond with
14 reference numerals shown in FIG. 1 to illustrate how the circuit of
15 FIG. 1 is laid out in one embodiment. For example, the source of
16 transistor P1 is indicated by reference numeral 78 in both FIGS. 1
17 and 2; the drain of transistor P1 is indicated by reference numeral 70;
18 the source of transistor P2 is indicated by reference numeral 80; the
19 drain of transistor P2 is indicated by reference numeral 72; the source
20 of transistor N1 is indicated by reference numeral 66; the drain of
21 transistor N1 is indicated by reference numeral 64; the source of
22 transistor N2 is indicated by reference numeral 68; and the drain of
23 transistor N2 is indicated by reference numeral 62 in both FIGS. 1
24

and 2. Remaining white regions in these layout views (FIGS. 2-3, and 6-7) represent field oxide.

FIG. 3 illustrates the same layout shown in FIG. 2, except at an earlier processing step for increased clarity. For example, local interconnects, Vcc metal, and Vss metal shown in FIG. 2 are not included in FIG. 3.

As best seen in FIG. 3, the active areas 42 include areas in the general shape of a letter "H" (rotated 90°), as well as areas in the general shape of a dog bone (rotated 90°). The dog bone shaped areas are where the n-channel transistors N1 and N2 are formed, and the H-shaped regions are where the p-channel transistors P1 and P2 are formed. Accordingly, for an intrinsic p-type monocrystalline substrate, an elongated n-well is provided centrally; e.g., where the center of the H-shaped regions intersect with Vcc metal. Each SRAM cell is contained relative to two opposed legs of separate H's and two corners of separate but adjacent dogbones which are adjacent to those legs of the H's.

There is a problem relating to the spacing of the ends of H's relative to adjacent H's. During the manufacturing process, there is significant pullback of the H-shaped active areas that form the drains 70 and 72 of the pullup transistors P1 and P2. This is illustrated in FIG. 4, which represents two adjacent H-shaped active area regions 42 intersecting polysilicon 44. The adjacent H-shaped

1 active area regions 42 are separated by field oxide in the layout shown
2 in FIGS. 2 and 3.

3 The desired shape of the H-shaped regions 42 is indicated in
4 FIG. 4 by outer dashed line 88. This is the shape of the active area
5 as drawn on a reticle employed in defining the H-shaped regions 42.
6 Inner dashed line 90 represents the shape of the area after
7 photolithography (I-line 365 nm). Finally, the shape after aggressive
8 LOCOS isolation (described above in the Background of the Invention)
9 is illustrated with solid line 92. Encroachment takes place along two
10 dimensions; i.e., along both the length and the width of the "H". The
11 most extreme pullback occurs at the ends of the legs of the "H" where
12 the drains 70 and 72 of the p-channel transistors P1 and P2 are
13 defined. Also, the polysilicon has an associated spacer (e.g., 300
14 angstroms wide) which reduces the size of the active area even further.

15 Because of these pullback effects, the lengths of the legs of the
16 H-shaped regions must be exaggerated so that contact can be made
17 between the drains of the p-channel transistors P1 and P2.

18 The transistors P1 and P2 are defined where polysilicon 44
19 traverses the active area 42. Active areas 42 which are not traversed
20 by polysilicon 44 are doped to form the source and drain regions of
21 the transistors. The drains 70 and 72 of the p-channel transistors need
22 to be contacted with local interconnect 48 in the layout shown in
23 FIG. 2. If the length of the H-shaped region is not sufficiently
24 exaggerated to account for this pullback, the active areas defined by the

1 legs of the H-shaped regions will disappear under the polysilicon 44,
2 and it will not be possible to contact them with the local
3 interconnect 48. On the other hand, exaggerating the size of the H-
4 shaped regions results in a larger size for each static random access
5 memory cell.

6 The layout shown in FIGS. 5-7 reduces this encroachment
7 problem, and thus reduces the need to exaggerate the lengths of the
8 legs of the H-shaped active areas, by interconnecting the ends of the
9 active areas. Thus, instead of spaced apart H-shaped active areas,
10 active areas in the general shape of a stepladder are formed (FIG. 7).
11 Each ladder-shaped active area has two spaced apart parallel sides, and
12 a plurality of parallel spaced apart areas ("rungs") extending transversely
13 between the parallel sides. This results in space saving, so that smaller
14 static random access memory cells are produced.

15 Note, however, that the purpose of separating the H-shaped active
16 areas in the first place was to provide electrical isolation between active
17 area regions (e.g., to provide electrical isolation between the drains 70
18 and 72 of the p-channel transistors P1 and P2). The two p-channel
19 transistors P1 and P2 share a common active area in the embodiment
20 of FIGS. 5-7. More particularly, the drains 70 and 72 of the p-channel
21 transistors P1 and P2 share a common active area in the embodiment
22 of FIGS. 5-7.

23 The inventor of the present invention has accomplished the
24 necessary isolation by providing an isolator which isolates the pullup

transistor P1 from the pullup transistor P2. More particularly, the isolator comprises an isolation gate 84 defined relative to the common active area, between the drains 70 and 72 of the p-channel transistors P1 and P2. In the illustrated embodiment, polysilicon is employed to define the isolation gate 84. By causing polysilicon 44 to intersect the common active area, an isolation p-channel transistor 82 is defined (FIG. 5) between the gates 70 and 72. Similarly, an isolation p-channel transistor 83 is defined between gates 71 and 73. The isolation gate is adapted to be connected to a voltage higher than Vss. More particularly, the isolation gate is adapted to be connected to a voltage sufficient to turn off (tri-state) the isolation transistor, and thus isolate gate 70 from gate 72 (except for leakage current). In one embodiment, the isolation gate 84 is connected to the sources of the p-channel transistors P1 and P2. More particularly, in the illustrated embodiment, the isolation gate 84 is connected to the Vcc metal.

Other than the common active area shared by drains 70 and 72, and the isolation gate 84, the embodiment shown in FIGS. 5-7 is substantially identical to the embodiment shown in FIGS. 2-3, like reference numerals indicating like components. The silicon processing steps employed in forming the embodiment shown in FIG. 6 is substantially identical to the silicon processing steps employed in manufacturing the embodiment shown in FIG. 2, except for the formation of the common active area (the ladder shaped active areas of FIG. 7 are formed at the same stage in the process, and in a

1 similar manner, as the H-shaped active areas of FIG. 2). FIG. 5 also
2 shows a parasitic transistor 40 formed because of an intersection of
3 polysilicon with an active area, which is not shown in FIG. 1.

4 Thus, a layout for manufacturing static random access memory
5 cells has been provided which results in reduced size of each cell.
6 Each cell includes first and second cross-coupled invertors, each invertor
7 including a first p-channel pullup transistor, and a first n-channel
8 pulldown transistor in series with the first p-channel pullup transistor;
9 the first and second pullup transistors sharing a common active area;
10 and an isolator isolating the first pullup transistor from the second
11 pullup transistor.

12 In compliance with the statute, the invention has been described
13 in language more or less specific as to structural and methodical
14 features. It is to be understood, however, that the invention is not
15 limited to the specific features shown and described, since the means
16 herein disclosed comprise preferred forms of putting the invention into
17 effect. The invention is, therefore, claimed in any of its forms or
18 modifications within the proper scope of the appended claims
19 appropriately interpreted in accordance with the doctrine of equivalents.
20
21
22
23
24